

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

Google scholar -

Scholar

Results 1 - 3 of 3 for **heterogeneous-architecture "multi core"**. (0.12 seconds)

Tip: Try removing quotes from your search to get more results.

Single-ISA heterogeneous **multi-core** architectures: The potential for processor power reduction- [hp.com](#) [PDF]

R Kumar, KI Farkas, NP Jouppi, P Ranganathan, DM ... - Proceedings of the 36th annual IEEE/ACM International ..., 2003 - portal.acm.org

... we model one example of a single-ISA **heterogeneous architecture** – it includes ... Section 2 discusses the single-ISA heterogeneous **multi-core** architec- ture that ...

Cited by 169 - [Related articles](#) - [Web Search](#) - [BL Direct](#) - [All 24 versions](#)

Processor power reduction via single-ISA heterogeneous **multi-core** architectures-

[berkeley.edu](#) [PDF]

R Kumar, K Farkas, NP Jouppi, P Ranganathan, DM ... - Computer Architecture Letters, 2003 - ieeexplore.ieee.org

... One way to implement a heterogeneous **multi-core** architec- ture is to ... we consider implications of this single-ISA **heterogeneous architecture**, with particular ...

Cited by 23 - [Related articles](#) - [Web Search](#) - [All 24 versions](#)

[PDF] [BAZIL: A Multi-Core Architecture for Flexible Broadband Processing](#)

N Stollon, B Sihborn - Proc. Embedded Processor Conference, 2001 - bwrc.eecs.berkeley.edu

BAZIL: A **Multi-Core** Architecture for Flexible Broadband Processing ... BAZIL's **heterogeneous architecture** can be controlled by bus masters, which include the ZSP ...

Cited by 2 - [Related articles](#) - [View as HTML](#) - [Web Search](#) - [All 2 versions](#)

Key authors: [R Kumar](#) - [K Farkas](#) - [N Jouppi](#) - [P Ranganathan](#) - [D Tullsen](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2009 Google